Скачать с ютуб Golden Signoff Embedded in the RTL-to-GDSII Design Flow with Fusion Compiler | Synopsys в хорошем качестве

Golden Signoff Embedded in the RTL-to-GDSII Design Flow with Fusion Compiler | Synopsys

Designing a chip that delivers the best PPA at both ends is one of the biggest challenge designers are facing as the requirements and timing profile are almost opposite. Dr. Henry Sheng, group director of R&D for Synopsys’ Design Group, discusses how Fusion Compiler delivers signoff-accurate PPA on high-performance, low power designs built on advanced technology nodes, and at the same time, accelerates design schedules by eliminating late-stage surprises and unnecessary design iterations. Learn more about Synopsys: https://www.synopsys.com/ Subscribe:    / synopsys   Follow Synopsys on Twitter:   / synopsys   Like Synopsys on Facebook:   / synopsys   Follow Synopsys on LinkedIn:   / synopsys